Custom SOC IP Verification Engineer

NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions. We are looking for special individuals with passion and desire to deliver innovative products. Together, we will build the next generation of life changing custom SOCs. If you are a motivated individual that understands how SOC or IPs are built, and understand various development cycles, this is your place to be.

What you'll be doing:

• Responsible for IP verification at different levels, like IP or SOC
• Participate in IP micro-architecture review, understand the verification requirement, and work out the verification plan
• Maintain and create different types of test benches
• Write direct and random tests and track the regression status
• Generate the coverage report and work with the design team to close the code and function coverage
• Setup IP performance monitor and report the performance status

Want more jobs like this?

Get Software Engineering jobs in Shanghai, China delivered to your inbox every week.

Get Jobs

Send me The Muse newsletters for the best in career advice and job search tips.

By signing up, you agree to our Terms of Service & Privacy Policy.

• Be proficient in Synopsys VCS or Cadence Xcelium Simulator, Verdi, JasperGold or VC Formal
• Track record of first-pass success in ASIC Development
• B.S. or M.S. degree in Computer Engineering or Electrical Engineering
• 1+ years of experience owning processing ASIC, IP or SoC design verification
• Experience in delivering mixed language UVM and C++ testbenches
• Ability to interpret functional specs and creating test plans
• Ability to write directed and constraint random test to achieve coverage-driven verification closure
• Experience developing tools and infrastructure using Perl or Python

• Strong background with AMBA protocols such as AXI, ACE, CHI, ATB, etc.
• Hands-on experience with complex subsystems in new technologies like ARM CPU complex, LPDDR, HBM, GPU's, DLA, PCIE or Network on chip and with performance verification