Design Engineer II - Verification

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Design Engineer - Verification

Location: Nanjing

Position Description:

Specific duties include:

• Responsible for verification plan define based on IP design SPEC.
• Verification Test-Bench maintain and development, Circuit issue debug.
• Understanding on ASIC verification flow, responsible for milestone delivery check

• Master degree with 1+ years or bachelor with 2+ years as an experienced digital IC verification.
• Experienced in successful tape-out of ASIC chips
• Familiar to UVM test-bench architecture and experienced on test-bench development.
• Self-motivation with communication skills (spoken and written English and Mandarin)
• Experienced in coding of SV, Perl/Python, Makefile

Want more jobs like this?

Get jobs in Nanjing, China delivered to your inbox every week.

Get Jobs

Send me The Muse newsletters for the best in career advice and job search tips.

By signing up, you agree to our Terms of Service & Privacy Policy.