CMOS Device Engineer, Silicon

Google · Taipei, Taiwan

Company

Google

Location

Taipei, Taiwan

Type

Full Time

Job Description

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Mechanical Engineering, Materials Science, Chemical Engineering, related degree or equivalent practical experience.
  • 5 years of experience in CMOS technology development.
  • Experience in CMOS device characterization, process integration and modeling/simulation.
  • Statistical analysis experience in JMP
Preferred qualifications:
  • PhD degree in Electrical Engineering with a specialization in semiconductors/microelectronics or equivalent practical experience.
  • 7 years of experience in the Foundry and Fabless environment.
  • Experience in product-level testing in SoC including yield and parametric evaluation.
  • Excellent work ethic, communication and time management skills.

Want more jobs like this?

Get jobs in Taipei, Taiwan delivered to your inbox every week.

By signing up, you agree to our Terms of Service & Privacy Policy.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities

  • Analyze the device and process data for test chips and product Silicon, leveraging Complementary Metal-Oxide-Semiconductor (CMOS) technology from leading foundries.

  • Conduct tansistorand circuit-level simulations for technology node benchmarking and power, performance, and area (PPA) evaluation.

  • Coordinate with IP design, power, and test teams on product bring up, yield issue debug and power/performance improvement.
  • Analyze foundry data and correlate it with product KPIs for methodology improvement and process and product co-optimization.

Apply Now

Date Posted

01/22/2025

Views

0

Back to Job Listings Add To Job List Company Profile View Company Reviews
Positive
Subjectivity Score: 0.9