Design Verification Engineer – Fabric/On Chip Network Verification

Introduction
As a Hardware Developer at IBM you’ll get to work on the systems that are driving the quantum revolution and the AI era. Join an elite team of engineering professionals who enable IBM customers to make better decisions quicker on the most trusted hardware platform in today’s market.

Your Role and Responsibilities

• As a Functional verification engineer you will be working on the latest generation of IBM high end state-of-the-art micro-processors used in IBM servers.
• Lead the development of the verification plans environment testbenches and writing testcases for the Cache Coherency Transport Interconnect Fabric in IBM Server Processors.
• Develop skills in IBM Functional verification tools and methodologies.
• Work with design as well as other key stakeholders in debugging and fixing logic design issues and deliver a quality design
• Work with development team to ensure coverage criteria is met.

Required Technical and Professional Expertise

• 9+ years of experience in Functional Verification of processors or ASICs.
• 3+ years of experience in the following areas

• Computer architecture knowledge.
• Multi-processor Cache Coherency Transport/Network on Chip/Memory Hierarchy verification.
• AXI/AHB/ACE/ACE-lite/CHI/On Chip System Fabric interface verification or any other Processor/SoC coherency transport interconnect fabric verification.
• Knowledge of performance parameters of On Chip Coherency Transport Network designs and ways to stress verify them

• Minimum one full life cycle leadership experience of a processor/SoC verification flow with focus on Coherency Transport Interconnect and/or Network on Chip Verification
• Good object-oriented programming skills in C++/SystermVerilog scripting languages like Python/Perl.
• Verification knowledge in Clock domain crossing and reset domain crossing
• Knowledge of functional verification methodology like UVM/OVM
• Knowledge of HDLs (VHDL/Verilog)
• Developed test plans and test strategies for IP/unit/block level verification of Coherency Transport Interconnects
• Development experience on Linux/Unix environments GIT repositories and good understanding of Continuous Integration and DevOps workflow
• Exposure in developing testbench environment write complex test scenario debugging and triaging fails
• Experience in driving verification coverage closure including performance testing stress testing and ability to identify corner case scenarios.

Preferred Technical and Professional Expertise

• Good understanding of computer system architecture and microarchitecture.
• Knowledge of design patterns in programming