Principal Design Engineer
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
As a core member of the PHY Design team, your responsibilities will span across various aspects for the ASIC frontend flow, which includes RTL integration, maintain the timing constraint, Synthesis, Place and Route, Static timing analysis (STA), timing closure, power optimization, and physical verification for both of block and Chip top level
Β You will also be responsible for interfacing with the Physical Design team on STA, timing closure and P&R, and participating in silicon bring up with the validation team.
Job requirement:
BSEE and at least 4-5 years of prior experience required. MSEE and at-lest 2-3 years of prior experience strongly preferred.
Prior experience in timing and or RTL design of high-speed interfaces.
Prior experience of collaborating with Physical Design teams in multiple successful ASIC/IP tapeouts.
Knowledge of the IP/SoC level timing closure flow and methodology.
Strong command of synthesis, STA, design for test, and design methodologies
Ability to handle multiple projects/tasks successfully
Experience in IP/ASIC timing constraints generation and timing closure. Expertise in STA tools and flow
Hands on experience in timing constraints generation and management
Proficiency in scripting languages (TCL and Perl)
Proficiency with synthesis, logic equivalence, DFT and backend related methodology and tools
Strong background in Constraint analysis and debug, using industry standard tools.
Deep understanding and experience in timing closure of various test modes such as scan shift, scan capture, atspeed and Bist testing.
Team player with a passion to innovate and can-do attitude.
Self-starter and highly motivated.
Desired skills
Knowledge of DDR/GDDR DRAM protocol; high-speed PHYs
The annual salary range for California is $131,600 to $244,400. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
Weβre doing work that matters. Help us solve what others canβt.
Date Posted
09/13/2024
Views
0
Similar Jobs
Staff Engineer, System Design Verification Engineering - Western Digital
Views in the last 30 days - 0
Western Digital is seeking a validation engineer to define and track test plans characterize and optimize SSDs and lead bug review meetings The ideal ...
View DetailsPrincipal Software Engineer (Prisma Access) - Palo Alto Networks
Views in the last 30 days - 0
Palo Alto Networks is a cybersecurity company committed to protecting the digital way of life They are seeking a Principal Software Engineer to build ...
View DetailsPrincipal Engineer Software (Full Stack Developer) - Palo Alto Networks
Views in the last 30 days - 0
Palo Alto Networks is seeking a Senior FullStack Engineer to develop and maintain highperformance web applications collaborating with crossfunctional ...
View DetailsStaff Flight Test Engineer - Wisk
Views in the last 30 days - 0
Wisk Aero is seeking a Staff Flight Test Engineer to join their team in Hollister CA The role involves ensuring safe and efficient flight testing and ...
View DetailsSenior Developer, Data Engineer - Tarana Wireless, Inc.
Views in the last 30 days - 0
Tarana is seeking a Senior DeveloperData Engineer with 5 years of experience in building largescale data pipelines The role involves designing buildin...
View DetailsTechnologist, System Design Engineering - Western Digital
Views in the last 30 days - 0
Western Digital is seeking a Technologist with expertise in SSD design hardware design Product Management Memory Systems and system architecture to le...
View Details