Principal/Senior Mixed Signal Design Verification

At Allegro we flex. Flex@Allegro is our approach to hybrid working that empowers managers and their team members to decide where and when work will be done. Ask what Flex@Allegro can mean for you.

Seeking Principal/Senior analog/mixed-signal verification engineer to define, verify and debug Analog and Mixed Signal Integrated circuits intended for Automotive and Industrial systems. In this role you will determine best modeling and simulation practices, including the use of behavioral models and object-oriented test benches used to develop advanced sensors. Candidate should have strong technical and communication skills.

You will:

• Lead top level and block level verification of sensor IC's
• Be responsible for all aspects of design verification from initial plan to completed verification report.
• Assist Systems/Design engineers in top down chip architecture development and feasibility.
• Generate object-oriented System Verilog Testbenches for Analog IP verification
  • Includes creation of Scoreboard, Sequencer, Driver, Monitor
  • Creation class objects to allow for easier verification by other team members
  • Translation of Jama based requirements to verification tests.
  • Verification and documentation of ISO26262 Hardware Safety Requirements
  • Assertion development to enforce analog and digital requirements.
  • Regression testing
• Train others to read analog schematics and extract functionality for generation of models.
• Verify integrated circuit blocks such as amplifiers, comparators, precision front ends, oscillators, regulators, A/D and D/A converter models with their corresponding analog netlists.
• Generation of top level netlist for verification within the cadence mixed signal environment.
• Use various software environments for the behavioral modeling and verification of complex mixed-signal integrated circuit systems.

Qualifications:

• BSEE, MSEE (preferred) with 3-5 years of experience in analog/mixed signal IC design verification
• Ability to clearly communicate ideas and concepts.
• Proven track record of leading a verification with zero bugs.
• Proficient using Cadence design and Math works MBD tools.
• Use of scripting languages to facilitate the regression testing of designs.
• In depth understand of System Verilog including RNM coding, creation of objects, virtual interfaces
• Sufficient understanding of analog/mixed signal design practices to allow for creation of logic, dc and timing accurate models.
• Able to solve challenging problems during verification and debug
• Experience modeling mixed signal blocks including: bias networks, regulators, oscillators, bandgaps, filters, OTA's, data converters.

#LI-DL1

At Allegro, we are committed to providing a harassment-free environment of mutual respect to fuel innovation through inclusive thought collaboration. Allegro is an Equal Opportunity Employer and does not discriminate on the basis of race, religion, color, sex, gender identity, sexual orientation, age, physical or mental disability, national origin, veteran status, parental status, or any other basis covered by appropriate law. Allegro makes hiring decisions based solely on qualifications, merit, and business needs at the time.