Senior Power Optimization and Analysis Engineer

We are now looking for a Senior Power Optimization and Analysis Engineer! NVIDIA prides ourselves in having energy efficient products. We believe that continuing to maintain our products' energy efficiency compared to competition is key to our continued success. As part of the u/arch team in the DPU group, you will be responsible for analyzing full chip and unit-level power data, and driving the BE/FE ASIC teams to improve their units' power efficiency; you will be responsible for researching, developing, and deploying methodologies to help NVIDIA's products become more energy efficient. Key responsibilities include developing techniques to model, analyze, and reduce power consumption of NVIDIA DPU's product line. As a member of DPU u/arch Team, you will collaborate with Architects, Performance Engineers, Software Engineers, ASIC Design Engineers, and Physical Design teams to study and implement power analysis and reduction techniques for NVIDIA's next generation DPU. Your contributions will help us gain early insight into energy consumption of graphics and artificial intelligence workloads, and will allow us to influence architectural, design, and power management improvements.

Want more jobs like this?

Get Software Engineering jobs delivered to your inbox every week.

Select a location

Get Jobs

Send me The Muse newsletters for the best in career advice and job search tips.

By signing up, you agree to our Terms of Service & Privacy Policy.

• Use internally developed tools and industry standard pre-silicon gate-level and RTL power analysis tools, to help improve product power efficiency.
• Develop and share best practices for performing pre-silicon power analysis.
• Perform comparative power analysis, to spot trends and anomalies, that warrant more scrutiny.
• Interact with architects and RTL designers to help them interpret their power data and identify power bugs; drive them to implement fixes.
• Select and run a wide variety of workloads for power analysis.
• Prototype a new architectural feature in Verilog and analyze power.

• BSc/MSc in EE or related fields with 7+ years of experience.
• Strong understanding of concepts of energy consumption, estimation, data movement and low power design.
• Familiarity with Verilog and ASIC design principles, including knowledge of Power Artist, PTPX (Prime Power RTL, RTL Architect).
• Good and interpersonal skills; much collaboration with design teams is expected.
• Strong coding/automation skills, preferably in Python and Perl.
• Desire to bring data-driven decision-making and analytics to improve our products.