Staff Design Verification Engineer
Job Description
Analog Devices (NASDAQ: ADI) designs and manufactures semiconductor products and solutions. We enable our customers to interpret the world around us by intelligently bridging the physical and digital worlds with unmatched technologies that sense, measure and connect.
Description:
The Central IP team within Analog Devices Inc. is responsible for developing, curating, and providing reusable strategic IPs to Business Units to accelerate product development across the company. The team is looking for an experienced Design Verification Engineer who will be responsible for producing fully functional first silicon IP designs. The responsibilities will include all aspects of design verification, establishing robust DV methodologies for IP reuse, test-plan development, scalable verification environment development, test generation, debug, coverage, sign-off and seamless integration of IPs into ADI's products.
Job Responsibilities:
- Work as part of the central IP team chartered with delivering IP and Subsystem designs to multiple Business Units across ADI
- Work with architects and designers to build scalable verification environments and test plans
- Develop UVM based Verification Methodology, assertions, functional/code coverage for pre-silicon validation of high complexity IP/Subsystem designs
- Take ownership of key milestone closure by meeting phase gate pass rates, coverage quality, and other quality metrics
- Work closely with other engineers in identifying and addressing issues, and developing solutions to achieve scheduled commitments
- Collaborate with other Engineering Teams in unifying different verification methodologies, and constantly seeking to improve productivity
Requirements:
- BS/MS in Computer or Electrical Engineering with 5+ years of related industry experience
- Proven track record in ASIC verification from environment development to tests development
- Experience in development and deployment of metric driven verification strategies and methodologies across teams and organizations
- Proficient in Verilog, System Verilog and UVM
- Experience with implementation of advanced verification environments that include use of constrained-random stimulus and use of functional coverage
- Excellent knowledge of scripting languages such as Python, Perl, Tcl.
- Experience with System and Digital modeling languages (MATLAB, SystemC)
- Prior experience with Ethernet protocol, AMBA protocol suite (AHB, AXI, APB), serial/parallel protocols such as PCIe or DRAM is desirable
- Proven knowledge of formal verification methodology is desirable
- Knowledge on post-silicon bring-up and ATE support is desirable
- Strong communication skills are a must, as the candidate will interface with a lot of different groups within the company
- Ability to work well in a team and be productive under tight schedules
For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position - except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) - may have to go through an export licensing review process.
Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.
EEO is the Law: Notice of Applicant Rights Under the Law
Education Level: Bachelor's Degree
Travel Required: Yes, 10% of the Time
Date Posted
04/04/2023
Views
21
Positive
Subjectivity Score: 0.9
Similar Jobs
Lead SMR Mechanical Nuclear Island Systems Engineer - GE Vernova
Views in the last 30 days - 0
View DetailsTransportation Security Officer - Department of Homeland Security - Transportation Security Administration
Views in the last 30 days - 0
View Details