Verification Intern

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Responsibilities:

• Maintain the verification test bench and test template
• Maintain the testing flows and regression framework
• Define and manage verification/test plans
• Create the reference models of DSP instructions and accelerators
• Debug the DSP instruction and accelerator tests and collaborate with design engineers
• Analyze the functional and code coverage

• Master degree in CS/CE, EE, Telecom or equivalent
• Strong knowledge of computer architecture
• Proficiency in programming languages like C/C++, assembly, Verilog
• Familiar with scripting languages like Perl, Makefile
• Familiar with design verification methodology
• Self-motivated with excellent planning, interpersonal, and communication skills
• Excellent oral and written English

Want more jobs like this?

Get jobs in Beijing, China delivered to your inbox every week.

Get Jobs

Send me The Muse newsletters for the best in career advice and job search tips.

By signing up, you agree to our Terms of Service & Privacy Policy.

• Familiar with SystemC or SystemVerilog
• Familiar with UVM
• Processor design/verification experience is highly desirable