Jobs at Cadence
Cadence Design Systems, founded in 1988 and headquartered in San Jose, is a global leader in electronic design automation (EDA). Their flagship products—Virtuoso, Allegro, OrCAD, Jasper, and Incisive—enable semiconductor, automotive, and industrial designers to create faster, smaller, and more energy‑efficient chips.
Cadence’s hiring pipeline spans software engineers (C++, Python, Java), hardware and ASIC design engineers, verification specialists, data scientists, machine‑learning engineers, product managers, UX designers, sales engineers, and customer support roles. Candidates can expect structured technical interviews, mentorship from senior engineers, and the chance to contribute to industry‑leading tool stacks and cross‑disciplinary projects.
Job Transparency’s Cadence listings reveal the full salary range, equity offers, and recent employee sentiment. This data lets applicants benchmark offers, negotiate confidently, and gauge the company culture before submitting an application.
Sr. Principal Software Engineer
Company: Cadence
Location: Cary, NC
Posted Jan 22, 2025
Cadence is seeking a skilled professional with a degree in CS/EE/Physics or equivalent and 8+ years of experience. The role involves working in a team of physical verification experts, contributing to performance improvements and scalability of a leading software product. The ideal candidate should possess quick learning abilities, excellent communication skills, and strong programming skills, particularly in C++. Knowledge of graph algorithms and Python is beneficial. The position offers an opportunity to work on large project development in a dynamic corporate environment.
Principal Design Engineer
Company: Cadence
Location: Hyderabad, India
Posted Jan 22, 2025
Cadence is seeking a skilled Verification Engineer with 7-12 years of experience in VLSI industry. The ideal candidate should have expertise in developing test benches/test cases using SV & UVM, and be proficient in DDR5, LPDDR5, USB3 protocols. They should also have experience in creating verification environments using UVM methodology and be familiar with bus protocols like AXI/AHB/APB. The role involves developing test plans, tests, and verification infrastructure for complex IPs/sub-systems/SoCs, and creating reusable bus functional models, monitors, checkers, and scoreboards.
Lead AE in Digital Front End and Back End
Company: Cadence
Location: Paris, France
Posted Jan 22, 2025
Cadence, a major player in the semiconductor domain, is seeking an Application Engineer in Digital IC Synthesis and Implementation for their Paris office. The role involves working on complex SoC projects, identifying and resolving technical issues, developing design methodologies, and supporting technical evaluations of new EDA tools. The ideal candidate should have a strong background in digital IC design, knowledge of Cadence tools, and excellent communication skills. Fluency in French and English is required, along with a degree in Electrical/Electronic Engineering or a related field and 5-7 years of experience in ASIC design or EDA industry.
Sr Principal Design Engineer
Company: Cadence
Location: Noida, India
Posted Jan 22, 2025
Cadence, a leading company in electronic design, is seeking a Sr Principal Design Engineer for a role in Noida, India. The position involves managing a Memory Controller DV group, focusing on MDV verification, and mentoring junior engineers. The ideal candidate should have at least 11+ years of relevant experience, strong expertise in Verilog, SV with UVM methodology, and AXI and/or CHI experience. The role requires participation in technical alignment, defining verification strategy, and contributing to new functional verification methodologies. Cadence offers a collaborative environment, diverse team, and opportunities for learning and development.
EDA PV Intern for Digital Backend Flow
Company: Cadence
Location: Shanghai, China
Posted Jan 22, 2025
Cadence is seeking leaders and innovators for a role involving regression review of Innovus, a P&R tool, and system development for high productivity. Requirements include a Master's degree in EE or CS, design knowledge, Unix System knowledge, and scripting skills in tclsh/cshell/perl/python. Fluency in English and Chinese, strong communication skills, self-motivation, and a commitment to work as an intern for at least 4 days a week for over 6 months are also necessary.
Lead Customer Engagement Engineer - Xcelium
Company: Cadence
Location: Seoul, South Korea
Posted Jan 22, 2025
Cadence is seeking a highly experienced candidate with a BS in CS or EE and over 10 years of industry experience in hardware design and verification. The role involves working with R&D, identifying opportunities for the verification platform, and managing technical evaluations with customers and colleagues. The candidate must have expertise in HDL simulators, RTL design, SystemVerilog, UVM methodology, and VIPs. Strong communication skills and a desire to work in a global environment are essential. The company emphasizes making an impact on technology and solving complex problems.