Senior Design Engineer
Job Description
We are looking for a Senior Design Engineer to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. The candidate must be a highly motivated self-starter who will thrive in this cutting-edge technical environment. You will be part of the design team, driving many facets of high performance, high bandwidth designs.
Qualifications:
Required/Minimum Qualifications
- 7+ years of related technical engineering experience
- OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience or internship experience
- OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience or internship experience
o OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
- 6+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog, Design Verification collaboration, and Clock Domain Crossing (CDC)/LINT closure
- 6+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug
Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.
Additional or Preferred Qualifications
- 7+ years of industry experience in logic design with a proven track record of delivering complex solutions
- Working knowledge of writing assertions, coverage and formal verification
- Familiarity with Lint, System Design Constraints (SDC) , RDC and CDC tools and methodologies
- Knowledge of verification and debug principles, testbenches, Universal Verification Methodology (UVM), and coverage
- Knowledge in at least one of: high-speed and low-power logic design, fixed- and floating-point arithmetic, fabric and interconnect, high concurrency memory scheduler, data signal processing, Direct Memory Access ( DMA), Power, Performance, Area (PPA) tradeoff, etc.
- Knowledge of industry standard bus interfaces such as Advanced Microcontroller Bus Architecture (AMBA) Advanced eXtensible Interface (AXI) protocols
- Scripting languages such as Zsh, Bash, Python or Perl
- Proficient communication, collaboration and teamwork skills and ability to contribute to diverse and inclusive teams
Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here: https://careers.microsoft.com/us/en/us-corporate-pay
Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form .
Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.
Responsibilities:
In this role you will:
- Establish yourself as an integral member of a digital logic design team for the development of AI components with focus on micro-architectural based functions and features
- Be responsible for the logic design/Register Transfer Level (RTL) entry, design quality (LINT, Change Data Capture (CDC), Remote Desktop Connection (RDC), power etc.) and timing closure of high-performance digital Internet Protocol (IP)
- Collaborate with the verification team to ensure the implementation meets both architectural and micro-architectural intent
- Interface with physical design, design for test, and other teams to optimize tradeoffs within the design
- Provide technical leadership through mentorship and teamwork
Explore More
Date Posted
09/21/2023
Views
3
Similar Jobs
Senior Infrastructure Engineer #4109 - GRAIL
Views in the last 30 days - 0
GRAIL a healthcare company based in Menlo Park California is seeking a Senior Infrastructure Engineer The role involves designing implementing and mai...
View DetailsSenior Equipment Engineer #4088 - GRAIL
Views in the last 30 days - 0
GRAIL a healthcare company based in Menlo Park California is seeking a Sr Equipment Engineer for their Engineering Operations team The role involves p...
View DetailsNetwork Systems Engineer (Pre-Sales) - Arista Channels
Views in the last 30 days - 0
Arista Networks is a leading company in datadriven clienttocloud networking known for its innovation in cloud computing AI and softwaredefined network...
View DetailsSoftware Engineer II - The Walt Disney Company
Views in the last 30 days - 0
Disney Entertainment ESPN Technology is reimagining viewing experiences for beloved stories and transforming Disneys media business They are building...
View DetailsLead Cloud Engineer (RapidScale) - Cox Enterprises
Views in the last 30 days - 0
RapidScale a leading provider of secure and reliable managed cloud solutions is seeking a Lead Cloud Engineer The role involves maintaining and develo...
View DetailsAssociate Product Engineer - Renesas Electronics
Views in the last 30 days - 0
Renesas Electronics is seeking a recent graduate with a degree in Electrical or Computer Engineering for a Product Engineer role The role involves dev...
View Details