Principal Design Engineer
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
- BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
- 8+ years of Design Verification experience with SV/UVM
- Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
- Design Verification experience verifying complex designs and leading projects from concept to verification closure.
- Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
Want more jobs like this?
Get Software Engineering jobs in Bangalore, India delivered to your inbox every week.

We're doing work that matters. Help us solve what others can't.
Explore More
hire and develop leaders and innovators Jobs
8+ years of Design Verification experience Jobs
strong background on functional verification fundamentals Jobs
Design Verification experience verifying complex designs Jobs
prior experience in IP verification of memory IP Jobs
More Jobs at Cadence
Jobs in Bangalore, India
Apply Now
Back to Job Listings
Add To Job List
Company Profile
View Company Reviews
Date Posted
12/21/2024
Views
0
Positive
Subjectivity Score: 1
Similar Jobs
Lead Software Engineer -Python, AWS, Terraform - JPMorgan Chase
Views in the last 30 days - 0
View Details