Sr Principal RTL Design Engineer

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

• 12+ years of experience in ASIC design
• Proficient in Verilog coding, RTL design and complex control path and data path designs
• Knowledge of any of the interface Protocols like UCIe, PCIe, USB, MIPI(DPHY), HDMI/Display, Ethernet, SATA
• Knowledge of RTL checks ex- LINT, SDC, CDC Familiar with synthesis flow, LEC and timing constraints
• Experience in writing Verilog testbench and running simulations.

Want more jobs like this?

Get Software Engineering jobs in Bangalore, India delivered to your inbox every week.

Get Jobs

Send me The Muse newsletters for the best in career advice and job search tips.

By signing up, you agree to our Terms of Service & Privacy Policy.